Efficient Software Packet Processing on Heterogeneous and Asymmetric Hardware Architectures
نویسندگان
چکیده
منابع مشابه
Hardware and Software Architectures for Efficient AI
With recent advances in AI technology, there has been increased interest in improving AI computational throughput and reducing cost, as evidenced by a number of current projects. To obtain maximum benefit from these efforts, it is necessary to scrutinize possible efficiency improvements at every level, both hardware and software. Custom AI machines, better AI language compilers, and massively p...
متن کاملHardware support for efficient packet processing
Scalability is the key ingredient to further increase the performance of today’s supercomputers. As other approaches like frequency scaling reach their limits, parallelization is the only feasible way to further improve the performance. The time required for communication needs to be kept as small as possible to increase the scalability, in order to be able to further parallelize such systems. ...
متن کاملHardware and Software Architectures for Energy- and Resource-Efficient signal Processing Systems
Title of dissertation: HARDWARE AND SOFTWARE ARCHITECTURES FOR ENERGYAND RESOURCE-EFFICIENT SIGNAL PROCESSING SYSTEMS Inkeun Cho, Doctor of Philosophy, 2014 Dissertation directed by: Professor Shuvra S. Bhattacharyya Department of Electrical and Computer Engineering For a large class of digital signal processing (DSP) systems, design and implementation of hardware and software is challenging du...
متن کاملHardware-Software Hybrid Packet Processing for Intrusion Detection Systems
Security is a major issue in today’s communication networks. Designing network intrusion detection systems (NIDS) calls for high performance circuits in order to keep up with the rising data rates. Offloading software processing to hardware realizations is not an economically viable solution and hence hardware-software based hybrid solutions for the NIDS scenario are discussed in literature. By...
متن کاملOverlay Architectures for FPGA-Based Software Packet Processing
Overlay Architectures for FPGA-Based Software Packet Processing Martin Labrecque Doctor of Philosophy Graduate Department of Electrical and Computer Engineering University of Toronto 2011 Packet processing is the enabling technology of networked information systems such as the Internet and is usually performed with fixed-function custom-made ASIC chips. As communication protocols evolve rapidly...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: IEEE/ACM Transactions on Networking
سال: 2017
ISSN: 1063-6692,1558-2566
DOI: 10.1109/tnet.2016.2642338